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ABSTRACT

This invention provides the structure and fabrication process
of a completely planar, Damascene double gated transistor.
The structure has a novel self-aligned, hyper-abrupt retrograde body and a zero-parasitic, endwall gate-body connection. The structure provides for increased density and
enables ultra low power to be utilized. The methods also
provide for simultaneously making both four-terminal and
dynamic threshold MOSFET devices.
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DAMASCENE DOUBLE GATED
TRANSISTORS AND RELATED
MANUFACTURING METHODS

realized, it is imperative that new ultra-low power device
structures and circuit design techniques be developed. These
devices should preferably maintain multi-GHz level performance while operating with power supply voltages down to
0.25 volts. They also should preferably maintain high
transconductance and low noise, and be easily integrated
with on-chip, high-Q, tunable passive elements such as
spiral inductors.
In summary, there is a need in the art for devices that
operate at ultra low power. There is a need in the art for
innovative transistors that provide for increased density.
Additionally, there is a need to simplify the process for
manufacturing transistors. Finally, there is a need to reduce
the cost of manufacturing transistors.

RELATED APPLICATIONS
This utility application claims priority to U.S. Provisional
Application Serial No. 60/229,552 filed Aug. 29, 2000,
which was filed by Stephen A. Parke, Ph.D. and Serial No.
60/287,226 filed on Apr. 27, 2001, which was also filed by
Stephen A. Parke, Ph.D. Serial No. 60/229,552 and Serial
No. 60/287,226 are hereby incorporated by reference.
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TECHNI CAL FIELD
This invention relates generally to transistors. More 15
particularly, this invention relates to a transistor that is fully
planar and operates at low voltages.

SUMMARY OF THE INVENTION

An object of the present invention is provide unique
transistors that enable increased density. Another object of
20 the present invention is provide transistors that operate at
The shrinking of silicon-based CMOS transistors from 10
ultra low power. An additional object of the present invenum to sub-100 nm channel lengths has been the driving force
tion is to simplify the process for manufacturing transistors.
behind the incredible advances in integration density of
Finally, an object is to reduce the cost of manufacturing
digital circuits. This exponential growth in circuit density
transistors.
(Moore's Law) has enabled increasingly sophisticated and
The above and other objects and advantages, which will
25
fast microprocessors and digital signal processors. However,
be apparent to one of skill in the art, are achieved in the
in this "post-PC age", the markets driving the semiconductor
present invention which is directed to, in the first aspect, a
industry are handheld consumer electronics, wireless
method of manufacturing a Damascene double gated
communications, and Internet infrastructure. The ITRS
transistor, and the structure made by the method. More
Roadmap for the next ten years calls as much or more for
30 particularly, the invention provides a method for simultaincreased diversity of integrated functions as for increased
neously making both four-terminal and dynamic threshold
density.
MOSFET devices. The method starts with either 1) a highCMOS switching frequencies (fT) exceeding 150 GHz
resistivity bulk silicon substrate (with or without an epitaxial
have recently been achieved. Because this high-performance
layer) or 2) a silicon-on-insulator substrate or similar subcan be achieved using a relatively low cost manufacturing 35 strate having an isolated semiconductor region defined on its
process, CMOS is rapidly becoming a serious option for
surface. These substrates may be created by any of the
many wireless Radio Frequency (RF) applications that were
existing methods for making 1) high-resistivity bulk silicon
previously considered to be the exclusive domain of more
or 2) high-resistivity SOl i.e. SIMOX, BESOI, SmartCut,
expensive technologies, such as bipolar and gallium arsMe t al- induced recrys talliz a tion, Lase r- induced
enide. This has led to a research focus shift to highly- 40 recrystallization, etc.
integrated, highly-diverse CMOS System-On-a-Chip (SOC)
In one embodiment, a silicon trench etch hard mask and
technologies, integrating entire wireless mixed-signal syspolish stop "pad" layer (e.g. silicon nitride) is first deposited
tems on a single chip. Innovative device and technology
on the top silicon layer. A merged isolation/gate trench is
changes are needed to provide high quality passive elements
then etched partially through this top silicon layer. A second
and high-gain, high-linearity, low-noise, low-power, RF 45 mask and etch are used to completely remove the remaining
capable transistors on carefully engineered substrates which
silicon from the bottom of the isolation trenches, while
reduce coupling and crosstalk noise of digital circuits from
leaving a thin active region of silicon under the gate trench
affecting sensitive on-chip RF receivers.
which will become the channel. The remaining silicon
RF SOC's with the lowest possible energy consumption
"island" is barbell shaped, with large, thick source/drain
will use advanced spread-spectrum communication algo- 50 regions on either side of the narrow, thin channel region. The
rithms. Current research spans the circuit, architecture, and
gate trench is used for subsequently forming the bottom
algorithm issues which impact the design of SOC CMOS
gate, channel, and top gate which are all self-aligned to this
wireless transceivers. Research activities also span bulk Si,
trench opening. A complementary set of shallow and deep
SiGe, and SOl deep-sub-micron CMOS designs, the design
implants is used to form a counter-doped channel and to
of analog RF front ends, the design of ND interface 55 heavily, uniformly dope the source/drain regions, respeccircuitry, and digital baseband signal processing. However,
tively. This counter-doped channel is especially useful for
it is clear that single chip RF SOC solutions will require
maximizing the dynamic threshold swing, since it enhances
more than simply innovative circuit designs in order to be
body effect. Sidewall spacer material is then deposited, both
optimized.
to narrow the gate opening for sub-lithographic channel
The most serious limitation of these portable SOCs is 60 length and to isolate the sidewalls of the source/drain
regions. Following the spacer formation, a highly-doped
power dissipation. The system battery typically comprises a
buried bottom gate is formed by ion implantation. This
large percentage of the cost, size, weight, and reliability
implant is masked by both the pad and the spacers, which
problems in current handheld RF devices. As these systems
become more highly integrated by utilizing sub-100 nm
space it away from both the heavily doped source and drain
RF-CMOS devices, the power dissipation will become an 65 regions to prevent leakage and capacitance. The energy of
even greater concern. Therefore, in order for the low-cost
this implant is high enough to place it below the counterand high-integration density of RF-CMOS to be fully
doped channel layer. High atomic weight ions are used
BACKGROUND OF THE INVENTION
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control, voice, and text messaging, up to full streaming
(Indium for p+ and arsenic for n+) in order to obtain a
video in a variety of pocket and handheld devices.
super-steep retrograde implant profile between this buried
layer and the channel above. Optionally, a thin undoped
In one embodiment, the structure comprises a silicon
selective epitaxial silicon layer may be grown on top of the
transistor in which the gate is constructed of two conducting
counter-doped channel to enhance the mobility of the 5 layers and a capping insulating layer that are all embedded
in a groove etched into the original SOl or epitaxial silicon
device. At this point in the process, all high temperature
layer. The result is a completely planar structure with low
steps are complete, meaning that temperature-sensitive
gate, body, and SID resistances. Both the sequence of
materials (such as hafnium oxide and copper) may be used
process steps and the resulting transistor structure are novel.
for the gate stack. Polysilicon or polysilicon/germaninum
with an adjustable percentage of Ge may be used as the first 10 The gate layers are all deposited after the high-temperature
source/drain processing is complete, thus protecting them
gate conductor layer, in order to achieve additional threshold
from possible high-temperature damage. A compact, low
voltage design control. Alternately, a metal or silicide may
capacitance endwall (sometimes referred to as a sidewall)
also be used for the first gate conductor layer. The isolation/
contact is formed between the top gate material and the
gate trenches are overfilled with this first gate conductor
self-aligned hyper-abrupt retrograde body. In one
material, planarized back to the pad layer, and plasma 15 embodiment, this structure is built on a high-resistivity SOl
recessed. Next, the entire channel and gate stack is patterned
wafer. In another embodiment, it is built on high-resistivity
and etched, stopping on the bottom gate layer. The alignment
epitaxial bulk silicon wafers, permitting the typical triple
of this mask to the original channel mask determines
well processing to be eliminated. These devices can also be
whether the resulting device is four-terminal, DTMOS, or
integrated with conventional CMOS devices (non-DTMOS)
floating body. All three types of devices are fabricated 20 on the same chip to achieve tradeoffs.
simultaneously on the same substrate and may be used as
A novel zero-area, zero capacitance, low-resistance endneeded for various circuit applications. Next, the trenches
wall contact is formed between the gate second layer and the
are refilled with isolation dielectric (e.g. silicon dioxide) and
buried low-resistance hyper-retrograde body region. The
planarized. This trench dielectric is then patterned and
invention also provides a new hyper-abrupt retrograde well
etched out in order to form a "Damascene" metal local 25 structure formed by counter-doping a pre-existing SID
implant only in and below the channel region, which is
interconnect (LI or MO) for wiring the top and bottom gates
self-aligned to the channel and does not touch the source/
to adjacent circuits. This metal (second gate conductor) is
drain junctions. This structure especially benefits bulk silideposited to overfill the trenches, planarized back to the pad
con implementation of DTMOS, achieving most of the
layer, and plasma recessed slightly. This recess is then filled
with a "cap" dielectric (e.g. silicon dioxide) and planarized. 30 benefits of SOl DTMOS implementations.
This cap prevents the subsequent contact etch from reaching
This invention further provides a method for eliminating
the buried local interconnect metal. Finally, an interlevel
conventional well processing (Well-less CMOS), while
maintaining sufficient isolation, by using high-resistivity
dielectric is deposited and either plasma etched or Dualepitaxial isolation coupled with sub-volt biases (and optional
Damascene metal one and contact one levels are patterned,
etched, filled and planarized. The contact etch is selective, 35 VDD/2 epi substrate bias), thereby dramatically reducing
penetrating the pad dielectric in order to contact the top of
the complexity/cost of bulk silicon DTMOS implementathe junctions, but not penetrating the trench cap dielectric.
tions. This bulk silicon "semi-insulating" substrate design
Thus the source/drain contacts are self-aligned with respect
also decreases the cross-talk, noise coupling, and passive
to the gate and isolation regions. Typical interconnect procomponent Q losses typical of existing bulk CMOS processing is used for all subsequent levels.
40 cesses.
This invention describes the structure and fabrication
Conventional DTMOS processes typically include a typiprocess of a novel completely planar, dam double-gated
cal plasma-etched polysilicon gate process, which leads to a
MOSFET device structure which overcomes several key
highly-non-planar gate stack, high-resistance gate stack,
existing problems and extends the DTMOS advantages to
plasma etch damage to the gate oxide, depletion of the poly
both bulk and SOl sub-1oo nm CMOS technologies. This 45 gate, boron penetration through the gate dielectric, and
incompatibility with high-temperature-intolerant gate stack
process permits easy incorporation of high-K gate
materials. This last problem is due to the source/drain
dielectrics, such as tantalum pentoxide, and low resistance
metal gates, such as copper, with a novel self-aligned,
implant thermal processing, which usually follows the gate
hyper-abrupt retrograde body implant. Current drive/speed,
formation, leading to this process flow being labeled "gate
power-delay product, transconductance, output resistance, 50 first". The processes disclosed herein includes a novel
"recessed-channel" type of Damascene metal "gate-last"
linearity, noise, hot-electron reliability, and device threshold
process that results in effectively raised source/drain regions
matching are all superior to existing MOSFET designs. This
invention's applications are far-reaching, but are particularly
for reduced SID resistance. The processes also result in a
novel dielectrically-capped, planar gate that permits selfenabling for 0.25 V-1.0V mixed-signal & RF CMOS SOC
building block circuits. Between the large power supply 55 aligned, borderless SID contacts that will not short the gate
reduction and superior analog/RF performance, order of
even with complete overlap.
magnitude power reductions can be achieved with this
Additional aspects and advantages of this invention will
approach. This invention's application primary focus is on
be apparent from the following detailed description of
highly integrated CMOS system-on-a-chip (SOC)
preferred embodiments thereof, which proceeds with referimplementations, which have the lowest possible energy 60 ence to the accompanying drawings.
consumption while using advanced spread-spectrum comBRIEF DESCRIPTION OF THE DRAWINGS
munication algorithms. This includes multi-GHz wireless
FIG. IA is a cross-sectional view a high-resistivity bulk
transceivers. Applications span bulk and SOl deep-substarting wafer.
micron (DSM) and sub-lOO nm CMOS technologies. It is
FIG. IB is a cross-sectional view of a low-resistivity bulk
expected that the application of this invention will permit 65
starting wafer, with a high-resistivity epitaxial layer depossingle-chip digital pico-radios capable of supporting a wide
ited on top.
variety of data types ranging from low bandwidth data,
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FIG. 2Ais a cross-sectional view of a high-resistivity SOl
FIG. 9B is a cross sectional view taken along the width of
starting wafer.
the device after the trenches have been refilled with isolation
dielectric.
FIG. 2B is a cross-sectional view of the high-resistivity
SOl starting wafer shown in FIG. 2A after pad 20 has been
FIG. 9C is a cross sectional view along the length of the
5 device after the trenches have been refilled with isolation
deposited on top.
dielectric.
FIG. 3A is a plan view of the device after trenches have
been etched into the top silicon layer.
FIG. 9D is an isometric view of the device taken along
cutting line 9D after the trenches have been refilled with
FIG. 3B is a cross sectional view taken along the width of
the device after trenches have been etched into the top 10 isolation dielectric.
silicon layer.
FIG. lOA is a plan view of the device after the isolation
dielectric has been patterned by local interconnect mask
FIG. 3C is a cross sectional view along the length of the
(mask 5).
device after trenches have been etched into the top silicon
layer.
FIG. lOB is a cross sectional view taken along the width
FIG. 3D is an isometric view of the device taken along 15 of the device after the isolation dielectric has been patterned
by local interconnect mask (mask 5).
cutting line 3D after trenches have been etched into the top
FIG. 10C is a cross sectional view along the length of the
silicon layer.
device after the isolation dielectric has been patterned by
FIG. 4Ais a plan view of the device after a second silicon
local interconnect mask (mask 5).
etch.
FIG. 10D is an isometric view of the device taken along
FIG. 4B is a cross sectional view taken along the width of 20
cutting line 10D after the isolation dielectric has been
the device after a second silicon etch.
patterned by local interconnect mask (mask 5).
FIG. 4C is a cross sectional view along the length of the
FIG. llA is a plan view of the device after the gate
device after a second silicon etch.
structure
has been completed.
FIG. 4D is an isometric view of the device taken along 25
FIG. lIB is a cross sectional view along the width of the
cutting line 4D after a second silicon etch.
device after the gate structure has been completed.
FIG. 5Ais a plan view of the device after mask 3 has been
FIG. llC is a cross sectional view along the length of the
implanted.
device after the gate structure has been completed.
FIG. 5B is a cross sectional view taken along the width of
30
FIG. lID is an isometric view of the device taken along
the device after mask 3 has been implanted.
cutting
line lID after the gate structure has been completed.
FIG. 5C is a cross sectional view along the length of the
FIG. 12A is a plan view of the device following convendevice after mask 3 has been implanted.
tional contact and second metal processing.
FIG. 5D is an isometric view of the device taken along
FIG. 12B is a cross sectional view along the width of the
cutting line 5D after mask 3 has been implanted.
35 device following conventional contact and second metal
FIG. 6A is a plan view of the device after formation of
processing.
sidewall spacers and after implant 119.
FIG. 12C is cross sectional view along the length of the
FIG. 6B is a cross sectional view taken along the width of
device
following conventional contact and second metal
the device after formation of sidewall spacers and after
40 processing.
implant 119.
FIG. 13A is a plan view of device with contact holes
FIG. 6C is a cross sectional view along the length of the
misaligned.
device after formation of sidewall spacers and after implant
FIG. 13B is a cross sectional view along the width of the
119.
device with contact holes misaligned.
FIG. 6D is an isometric view of the device taken along
FIG. 13C is a cross sectional view along the length of the
cutting line 6D after formation of sidewall spacers and after 45
device with contact holes misaligned.
implant 119.
FIG. 13D is an isometric view of the device taken along
FIG. 7A is a plan view of the device after the formation
cutting line 13D with contact holes misaligned.
of a first gate conductor layer.
FIG. 14A is provided for comparison to FIG. 14A and
FIG. 7B is a cross sectional view taken along the width of 50
depicts a cross sectional view along the width of the device
the device after the formation of a first gate conductor layer.
that is identical to FIG. 12B.
FIG. 7C is a cross sectional view along the length of the
FIG. 14B schematically depicts the terminal connections
device after the formation of a first gate conductor layer.
of
the device.
FIG. 7D is an isometric view of the device taken along
FIG. 15A shows the floating body configuration of the
cutting line 7D after the formation of a first gate conductor 55
device.
layer.
FIG. 15B schematically depicts the terminal connections
FIG. 8A is a plan view of the device after application of
of the device.
top gate mask (mask 4).
FIG. 16A shows the dynamic threshold configuration of
FIG. 8B is a cross sectional view taken along the width of
60 the device.
the device after application of top gate mask (mask 4).
FIG. 16B schematically depicts a cross sectional view of
FIG. 8C is a cross sectional view along the length of the
the device showing the terminal connections of the device.
device after application of top gate mask (mask 4).
FIG. 17A depicts a cross sectional view of substrate of
FIG. 8D is an isometric view of the device taken along
cutting line 8D after application of top gate mask (mask 4). 65 embodiment 100".
FIG. 9A is a plan view of the device after the trenches
FIG.17B and FIG. 18 are cross sectional views depicting
have been refilled with isolation dielectric.
embodiment 100" before and after etching.
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FIG. 19Adepicts a cross sectional view of the device after
layer 12 on bulk silicon 11' which has a low resistivity. The
completion of the step of depositing and etching sidewall
low resistivity of silicon 11' may range from 0.1 to 10
ohm-cm.
spacer for embodiment 100".
FIG.19B depicts a cross sectional view of the device after
FIG. 2A depicts a starting silicon-on-insulator (SOl)
completion of the step of directing complementary, counter- 5 substrate 10". Layer 11 is the silicon substrate. Substrate 10"
doping ion implants for embodiment 100".
has a layer 13 that is under a SOl layer 14 and above silicon
layer 11. Layer 13 is a buried insulator (typically silicon
FIG.19C depicts a cross sectional view of the device after
dioxide referred to as a BOX layer). The thickness of BOX
the step of directing complementary, counter-doping ion
layer 13 may vary from several microns down to 100 nm,
implants for embodiment 100".
10 however, the thickness is preferably in a range from about
FIG. 20 depicts a cross sectional view of the device after
100 nm to about 500 nm. Layer 14 is the thin crystalline
the step of depositing a gate dielectric for embodiment 100".
silicon (SOl) layer where devices are built. SOl layer 14
FIG. 21 depicts a cross sectional view of the device after
may be formed by any desirable available method such as
the step of plasma etching first gate conductor for embodiSIIMOX, SmartCut bonded, Metal-induced poly
ment 100".
15 recrystallization, etc. Layer 14 preferably has a high resisFIG. 22A depicts a cross sectional view along the width
tivity of 1 k ohm-cm, for example. The initial crystalline SOl
of the device after the step of filling isolation trenches along
film thickness may be any available thickness but is prefthe channel length direction of embodiment 100".
erably either thinned by etching or thickened by epi-growth
to a range from about 200 nm to about 300 nm. Note that
FIG. 22B depicts a cross sectional view along the length
of the device the step of filling isolation trenches along the 20 substrate 10" is a preferred embodiment and may be parchannel width direction of embodiment 100".
ticularly useful for a RF-CMOS application.
Another substrate 10'" (not shown) may also be utilized
FIG. 23A depicts a cross sectional view along the width
that has four layers. The surface layer is an epitaxial layer
of the device after the step of etching oxide down to BOX
12'. Epitaxial layer 12' preferably has a thickness in a range
layer 13.
25
from about 100 nm to about 200 nm. Epitaxial layer 12' is
FIG. 23B depicts a cross sectional view along the length
on a layer of silicon 11' that has a low resistivity and
of the device after the step of etching oxide down to BOX
preferably a thickness of about 100 nm. Silicon layer 11' is
layer 13.
on BOX layer 14. BOX layer 14 preferably has the same
FIG. 24Adepicts a cross sectional view of the Damascene
thickness range as BOX layer 14 described above in referdouble gated transistor taken along the channel length
30 ence to substrate 10". BOX layer 14 is on a bottom layer of
direction.
silicon 11' that has low resistivity, preferably about 10
FIG. 24B depicts a cross sectional view of the Damascene
ohm-cm.
double gated transistor taken along the channel width direcAs shown in FIG. 2B, once an appropriate substrate such
tion.
as substrate 10" has been obtained then the pad 20 is formed.
FIG. 25Ais a cross sectional view of another embodiment 35 Pad 20 preferably includes a silicon nitride layer 24 over a
of the Damascene double gated transistor.
thin silicon oxide stress relief layer 22. Pad 20 is the silicon
FIG. 25B depicts the doping profile in the channel and
etch hard mask and the chemical-mechanical polish (CMP)
body/well of embodiment shown in FIG. 25A.
stop layer. Silicon nitride (Si3 N 4 ) layer 24 may have a
40 thickness ranging from about 50 nm to about 200 nm. Layer
DETAILED DESCRIPTION OF PREFERRED
22 may be deposited or grown to be used as both a silicon
EMBODIMENTS
etch hardmask and as a chemical-mechanical polish (CMP)
stopping layer without an oxide layer. The oxide layer 24 is
In describing an embodiment of the present invention,
a very thin layer of thermal oxide 24. For example layer 24
reference will be made in the drawings to elements of an
embodiment by numerals that refer to like elements in 45 may have a thickness of about 20 nm to about 40 nm.
another embodiment of the invention. Note that features of
Pad 20 is formed from a different material than the
the invention are not necessarily shown to scale in the
dielectric materials that surround the gate, namely spacers
30 and cap 150, which are discussed below. For a pad that
drawings. The device is described and drawn in an
N-channel configuration, but the process provides complecomprises a silicon nitride layer 22 over a thin silicon oxide
mentary implants to simultaneously build P-channel devices 50 stress relief layer 24, spacers 30 and cap 150 comprise
as well.
silicon dioxide. Conversely, for a pad 20 that comprises
merely silicon dioxide, spacers 30 and cap 150 comprise
Several methods are disclosed herein for forming Damasilicon nitride.
scene double gated transistors. Before explaining the steps
of the method shown in FIGS. 2-12 that are used to achieve
FIGS. 3-12 provide views of the various steps involved in
the final structure, it is useful to appreciate the configuration 55 forming the final Damascene double gated transistor referred
of the final structure shown in FIGS. 11A-D and FIGS.
to herein as device 100 throughout the description of the
12A-D. Another method is depicted in FIGS. 17-24 with the
process. At each step, four views are provided including a
final structure shown in FIGS. 24A-24B. FIG. 25A depicts
plan view referenced by A, a cross-sectional view taken
along the width of the device referenced by B, a crossan additional embodiment.
FIGS. 1A-1B and 2A depict some of the various sub- 60 sectional view taken along the length of the device referenced by C and an isometric view of the device along cutting
strates that can be used in accordance with the inventive
line D in each plan view referenced by A.
methods and structures. Substrate 10 shown in FIG. 1A is
FIGS. 3A-D provide various views of the device after the
bulk silicon 11 that preferably has a high resistivity such as
1 k ohm-cm or greater. For example, the resistivity may
first masking/patterning step has been completed utilizing
range from 100 ohm-cm to 10 k ohm-cm. Alternatively, a 65 mask 1. Merged gate trench 110 and isolation trench 112 are
triple-well bulk silicon substrate may be used instead. Subetched into the top silicon layer, leaving a 50-200 nm thick
strate 10' shown in FIG. 1B has a high-resistivity epitaxial
silicon layer 14 remaining on BOX layer 13. Note that the
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different portions of isolation trench 112 are individually
the trenches 110 and 112 are overfilled with the material that
forms the first gate conductor material 130. The materials is
identified as 112a-d. This mask is the union shape of typical
then planarized back to the pad 20, and then recessed,
CMOS Active Area & Gate masks. The silicon substrate
preferably by plasma etching, leaving about 50-200 nm of
layer 11 and BOX layer 13 are omitted from the subsequent
drawings for clarity, however, it should be understood that 5 a first gate conductor layer 130 over the channel region 120.
FIGS. 8A-8D shows the results of the top gate mask,
layer 14 remains on BOX layer 13 which is on silicon
identified as mask 4, being applied to the device. The entire
substrate layer 11.
channel 110 and gate stack is patterned and etched, stopping
FIGS. 4A-4D show the result of the second mask idenon the bottom gate layer 124'. Mask 4 may fully or partially
tified as mask 2, which protects the channel region 120 from
cover the bottom gate mask, which is mask 3. Additionally,
a second silicon etch. This second etch removes the rest of 10
mask 4 may be offset to the left or right of the bottom gate
the silicon from the bottom of the trenches 112 in the
mask, simultaneously creating four-terminal as discussed
isolation regions around the channel, source, and drain,
below in reference to FIGS. 14A-B, floating body as disstopping on the BOX layer 13.
cussed below in reference to FIGS. 15A-B, and dynamic
FIGS. 5A-D shows the results of two sets, one deep 117
threshold devices as discussed below in reference to FIGS.
and one shallow 118, of masked, complementary ion 15 16A-B. The final device length and width are respectively
identified in FIG. 8B at 1 and in FIG. 8C at w.
implants utilizing mask 3. These implants are used to form
FIGS. 9A-9D shows the trenches 110 and 112 refilled
the source/drain junctions or regions and a channel region
with isolation dielectric 40. Isolation dielectric is preferably
120. As discussed below, channel region 120 has a counter
doped channel layer or portion 122 and a remaining bottom
silicon dioxide. After the trenches 110 and 112 have been
intrinsic layer or portion 124. The n+ regions correspond 20 filled then the isolation dielectric 40 is planarized, as shown.
with the source and drain pedestals respectively identified in
FIGS. 10A-I0D shows isolation dielectric 40 after it has
FIG. 5D as 114s and 114d. The p+ regions correspond with
been patterned by the local interconnect (LI or MO) mask
a surrounding p+ source/drain pedestal identified in FIG. 5D
identified as mask 5. Mask 5 is used to remove portions of
as 116. Note that p+ source/drain pedestal 116 belongs to
isolation dielectric 40 in the isolation trenches 112.
25
adjacent p+ devices so it is not a part of device 100.
FIGS. llA-llD show the completed gate structure. The
The deep n+ implant 117 may be a series of implants of
second gate conductor material is deposited in a manner
various energies and doses in order to form a uniformly,
such that the trench is overfilled. After being overfilled, the
heavily doped source/drain all the way down to the BOX
second gate conductor material is planarized and then
layer 13. The counter doped channel layer 122 has a very 30 recessed. The second gate conductor material is preferably a
abrupt profile in order to leave the bottom intrinsic layer 124
metal. The resulting second gate conductor layer 140 serves
undoped, so heavy ion species are used such as Indium and
as a first interconnect or metal level. A first metal level is
Arsenic. Since BOX layer 13 and pad 20 are dielectrics, they
used to locally wire the bottom and top gates to adjacent
permit use of these "shallow/deep" pair of implants. More
circuits and to create a zero-area DTMOS top gate-toparticularly, because these regions are dielectric the dopants 35 bottom gate connection. A cap 150 is then formed. Cap 150
are implantable into these regions without significantly
is formed by refilling recessed top portions of the second
affecting the device structure or operation.
gate conductor layer 140 with a dielectric such as silicon
dioxide. Cap 150 or capping layer prevents contacts from
FIGS. 6A-6D shows the formation of sidewall spacers 30
subsequently shorting to the top of the MO metal, second
followed by a high-dose, relatively high-energy p+ implant
119, such as Indium, that forms the buried low-resistance 40 gate conductor layer 140.
FIGS. 12A-12D show device 100 following conventional
bottom gate 124' of device 100. Note that sidewall spacers
30 comprise silicon dioxide in this embodiment. It should be
contact and second metal processing. An interlevel dielectric
noted that the bottom gate 124' is self-aligned to the bottom
210 also identified as ILD is deposited, followed by contact
of the gate trench 110 between the two spacers 30 and these
patterning and etching through this ILD 210 and through the
spacers 30 prevent bottom gate 124' from abutting either the 45 pad dielectric 20. This etch does not etch the cap 150 or
isolation dielectric 40. The contact holes 220 are then filled
heavily-doped source or drain regions or pedestals 114s and
114d, leaving regions of bottom intrinsic layer 124 to the left
with metal 222 and planarized, followed by deposition and
and right of the bottom gate 124' that are undoped or at least
patterning of second metal 224. Alternatively, Dual Damalightly doped. These intrinsic regions of bottom intrinsic
scene processing could be used for contact and second metal
layer 124 are identified with the letter i.
50 processing.
FIGS. 12A-C shows the final completed device structure
FIGS. 7A-7D depict the formation of a first gate conducin a four-terminal configuration where the bottom gate is
tor layer 130 over channel region 120. Agate dielectric layer
wired out to the left and the top gate is wired out to the K
128, preferably having a high dielectric constant, such as
right, the source is wire to the bottom and the drain is wire
hafnium oxide, underlies first gate conductor layer.
Additionally, it is preferable to form a thin undoped selective 55 to the top. This configuration enables all four terminals 230,
232, 234 and 236 to be biased independently.
epitaxial silicon layer on top of the counter-doped channel
layer 122 to enhance the mobility of the device as shown in
FIGS. 13A-13D show that even if contact holes 220 are
FIGS. 7B-7C at 126 before forming the gate dielectric layer
misaligned the contact holes still provide a via between the
128 and first gate conductor layer 130. After the selective
second level of metal 224 and the pedestals 114s or 114d.
epitaxial silicon layer 126 is formed, all high temperature 60 Shorting is avoided as there is no connection to second gate
steps are complete, meaning that temperature-sensitive
conductor layer 140, metal MO, due to the isolating conmaterials, such as hafnium oxide and copper may respecfiguration of cap 150.
tively be used for the gate dielectric and conductor material.
FIG. 14A is identical to FIG. 12B and is included for
First gate conductor layer 130 may be any suitable
convenient comparison with 9 FIG. 14B which schematiconductor material that enables the desired threshold volt- 65 cally depict the four terminal connections of the device.
Note that the configuration shown in FIGS. 14A and 12B is
age. Examples of suitable materials include tungsten,
polysilicon, poly-SiGe or a silicide. As shown in FIG. 7D,
enabled through the offset positioning of masks 3 and 4.
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FIG. 15A shows the floating body configuration of this
used to remove the Si3N4 from the top surface and the
device, where the bottom gate is electrically isolated by the
bottom of the gate. As shown in FIG. 19B, complementary,
counter-doping ion implants are preferably then directed
spacers and gate dielectric from the top gate or MO. Top gate
encloses the bottom gate due to the use of top gate mask that
into the open bottom of gate trench 110 between the sidewall
is larger than the bottom gate mask. FIG. 15B schematically 5 spacers 30. These high-dose, higher-energy implants
depicts the terminal connections of the device. Note that the
(preferably indium for N-channel and preferably arsenic for
contact 41) hole 220 configuration depicted in FIGS. 15A
P-channel) compensate the previous shallow SID implants,
resulting in low net doping down into the body in a range of
and 16A are shown due to possible misalignment of the
contact holes 220. These contact holes 220 are not visible in
about 30 nm to about 50 nm where the inversion channel
the cross-sectional view when properly aligned as shown in 10 will be located, with a hyper-abrupt transition to high
FIG. 14A. While alignment is preferred, the process disconcentration in the bottom portion of the body where the
closed herein enables contact holes to be misaligned and still
body contact will be formed and body current conducted.
function without shorting to metal layer 130.
The resulting configuration is shown in FIG. 19C with the
p+ region indicated at 124'. The resulting heavily doped
FIG. 16B shows the dynamic threshold (DTMOS) configuration of this device, where the top and bottom gates are 15 body "stripe" is self-aligned to the future gate "stripe"
directly above it but not underneath the SID regions, thus
shorted at both the left and right sides of the channel.
minimizing capacitance. These implants are rapid thermal
However, FIG. 16A shows only the left side being shorted.
annealed and the sacrificial oxide is removed from the trench
Of course, the right side would appear symetrical to the left
bottoms. Note that the rapid thermal annealing is the last
side for an embodiment corresponding with the schematic
depicted in FIG 16B. Bottom gate encloses the top gate due 20 high temperature step in the process. The counter-doping
can be achieved by doping from ion implantation with or
to the use of a bottom gate mask that is larger than the top
without tilt for symmetrical or asymmetrical structures.
gate mask. As indicated above, FIG. 16B schematically
Counterdoping can also be achieved through solid source
depict the terminal connections of the device with the top
doping from a sacrificial layer.
gate shorted to the bottom gate.
As previously indicated, the implant is preferably indium
FIGS. 17-24 depict another embodiment for forming a 25
for the N-channel and preferably arsenic for the P-channel
Damascene double gate transistor. FIG. 17Adepicts a subdevices. The resulting doping profile in the channel and
strate like that shown in FIG. 2B with a pad 20 on substrate
body/well is shown in FIG. 25B, as discussed below. Advan10". In contrast to the embodiment described above in
tages of the hyper-abrupt retrograde profile below the chanreference to FIGS. 2-12, the source/drain implants are
formed before etching the trenches. The doping may be 30 nel achieved through the critical body counter-doping ion
implantation are explained below after the overall method
followed by rapid thermal activation. The depth of these
has been fully set forth.
top-side junctions can be adjusted as needed for subsequent
Next a gate dielectric 128 is deposited as shown in FIG.
silicidation and sheet resistance, without impacting the
short-channel behavior of the device. Since these source and
20. Any appropriate gate dielectric may be used including
drain regions will effectively be "raised" with respect to the 35 temperature-sensitive high-k dielectrics such as hafnium
channel, they may be made thicker and lower in resistance
oxide. Deposition of the gate dielectric is followed by a
trench-filling deposition of the first gate conductor material
than typical CMOS processes.
130. First gate conductor material 130 is preferably either
FIG. 17B depicts device 100" after gate trench 110 and
doped or undoped polysilicon or a polysilicon-germanium
isolation trench 112 have been formed. This first photolithography level defines the source and drain regions of the 40 alloy where the percent germanium content is used to adjust
the gate workfunction and therefore the device threshold
device. The etching is preferably a silicon plasma etch.
voltage. First gate conductor material 130 may also be a
About 100 nm of SOl film is preferably left under these
metal such as tungsten or titanium nitride. Chemicaltrenches, as shown in the sideview in FIG. 17B.
mechanical polish (CMP) of this layer back to the pad then
FIG. 18 shows the formation of a doped channel layer or
45 follows.
portion 122'. Doped channel layer 122' may be formed by
First gate conductor material 130 is plasma-etch recessed
any suitable method. For example, layer 122 may be formed
to about 30 nm in the trench bottom, followed by an optional
through the use of large angle tilted implantation or altertemporary oxide trench fill deposition and CMP, as shown in
natively through the use of dummy doping with a sacrificial
layer that is subsequently removed. Preferably, complemen- 50 FIG. 21.
tary high-dose, low-energy, large-angle-tilted ion implants
Isolation trenches 112 are then filled with oxide 40, as is
are performed to form the trench sidewall and bottom SID
the region above first gate conductor material 130, and
planarized back to nitride pad 20, resulting in the sideviews
junctions. Indium can be used for P-channel and arsenic for
N-channel devices, followed by rapid thermal activation.
shown in FIG. 22A. FIG. 22A depicts the channel length
Sidewall junctions are preferably made shallow to control 55 direction, while FIG. 22B shows the channel width
short channel effects. An optional thin sacrificial oxide can
direction, including the endwall where the first gate conbe performed to remove any plasma etch or implantation
ductor material 130 will be shorted to the retrograde body
damage from the bottom of the trench where the channel will
implant 122 by the upcoming second gate conductor matebe and to prevent any stress damage from the coming nitride
rial 140.
sidewall spacers 30.
60
Next, MO (first level, local interconnect) lithography is
performed utilizing photoresists PR, followed by etching a
As shown in FIG. 19A, nitride sidewall spacers 30 are
then deposited and etched, providing an opportunity for
trench through oxide 40 to the bottom of the STI and trench
optional halo (not shown) and SID extension implants before
cap oxides at the same time all the way to BOX layer 14
and/or after the spacer formation. Nitride sidewall spacers
when the substrate is the SOl embodiment, substrate 10").
30 are preferably about 20 nm thick. Spacers 30 also protect 65 FIGS. 23A-23B depict the resulting configuration in views
the SID regions from subsequent shorting to the gate during
that are respectively, the channel length direction and the
channel width direction. FIG. 23B depicts the removal of
the gate to body contact process. Anisotropic etching may be
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oxide 40 down to BOX layer 13. FIG. 23A depicts the
noise coupling, and passive component Q losses typical of
removal down to first gate conductor material 130. This MO
existing bulk CMOS processes.
trench is filled with the second gate material 140 (by
FIG. 25A is a side view of a transistor that has a counter
deposition of a low-resistance metal such as copper or other
doped region that was formed by a different method than that
suitable material, and then planarizing by a process such as 5 set forth above in relation to FIGS. 17-24. The surface of the
CMP. Second gate material 140 is positioned to short the top
substrate is first doped and the trench is formed on top of the
and ends of the first gate conductor material 130 to the
substrate by depositing the insulative material around a
buried heavily doped body at both endwalls of the device,
dummy material that is subsequently removed. After
but does not short to the SID implants due to the protecting
removal of the dummy material then the spacers are deposnitride sidewall spacers. This second gate conductor mate- 10 ited in preparation for counter-doping the bottom of the
rial 140 is plasma recessed to a thickness of about 30 nm and
trench. After the counter-doping has been achieved then the
then capped with an oxide fill 150 and then planarized. The
subsequently layers can be deposited. Note that selective
resulting final transistor structure is completely planar, as
epitaxy, counter-doping, and indium/arsenide retrograde
shown in FIG. 24A. The zero-area, zero-capacitance enddoping of the body region below the channel have all been
wall gate-body DTMOS connection is identified in FIG. 24B 15 proposed/demonstrated in order to achieve a hyper-abrupt
at 70.
retrograde well profile such as the so called "Super Steep
Retrograde (SSR) and Delta-Doped (DD) profiles that will
A standard CMOS multi-level, dual-Damascene metal
optimize/maximize the body effect, while at the same time
interconnect process is then completed, like that shown in
providing a buried low-resistance body path. However, these
FIGS. 12A-12D. Notice that the spacing of SID metal
contacts to the gate and to each other is reduced compared 20 reported methods cause excessive junction capacitance and/
or leakage when the retrograde well extends under the
to prior art device. This condensed configuration increases
source/grading (S/D) junctions (in bulk CMOS) or butts
layout density without causing SID to gate shorts due to the
against them in SOl CMOS). The novel hyper-abrupt rettolerance of the structure to misalignment. These contacts
rograde well structure formed by counter-doping a preexcan be "borderless" since they are self-aligned to the gate
cap insulator. This improves the density of memory cells 25 isting SID implant only in and below the channel region,
enables the channel to be self-aligned and prevents contacts
such as compact DRAM, SRAM, and FLASH cell designs.
with the source/drain junctions. Such novel structures are
Advantages of the unique connection structure and the
especially beneficial to bulk silicon implementations as it
hyper-abrupt retrograde well are described below. Other
achieves most of the benefits of SOl DTMOS implementaadvantages of the method disclosed above should also be
appreciated. Most DTMOS processes have included a typi- 30 tions.
As mentioned above, FIG. 25B illustrates the hypercal plasma-etched polysilicon gate process, which leads a
retrograde doping profile achieved in the substrate and the
gate stack that is highly non-planar and has high resistance.
depth of the different layers of the transistor above the
Such processes also result in depletion of the poly gate and
counter-doped region. FIG. 25B is shown as depicting the
boron penetration through the gate dielectric. Further such
processes result in incompatibility with high temperature 35 profile for the device shown in FIG. 25A, however, the same
profile results for the devices shown in FIGS. lIB and 24A.
intolerant gate stack materials due to the source/drain
implant thermal processing, which usually follows the gate
It will be obvious to those having skill in the art that many
formation. Due to this sequence, such me processes. Such
changes may be made to the details of the above-described
embodiments of this invention without departing from the
processes involve building a dummy poly gate and sidewall
spacers, performing all SID implants and anneals, planariz- 40 underlying principles thereof. The scope of the present
ing the structure with a CMP polish insulator, removing the
invention should, therefore, be determined only by the
dummy gate, depositing a high k gate dielectric and a low
following claims.
resistance gate metal, and then planarizing the surface to
What is claimed is:
leave a Damascene metal gate in the groove where the
1. A Damascene double gated, recessed channel transistor
dummy poly gate had been. Disadvantages of such process 45 comprising
include a high SID resistance due to shallow SID junctions
an extrinsic region around an intrinsic region,
or the SID contacts being non self-aligned to the gate. The
wherein the intrinsic region includes a plurality of
first problem is particularly relevant to sub-lOO nm devices
layers in a trench in a semiconductor substrate,
and the second problem is particularly relevant to compact
wherein the trench includes a merged gate trench and
DRAM, SRAM and FLASH cells. In contrast, the present 50
isolation trench, wherein the extrinsic region
invention is a Damascene metal "gate last" process that
includes a source pedestal and a drain pedestal,
results in effectively raised source/drain regions for reduced
wherein the gate trench is between the source pedSID resistance. The inventive process also provides selfestal and the drain pedestal, wherein the isolation
aligned, borderless SID contacts that will not short the gate
trench is dielectric ally filled and surrounds the
even with a complete overlap.
source pedestal and the drain pedestal,
55
wherein the plurality of layers are self-aligned to the
Another advantage of the inventive method is the elimination of the wells typically formed bulk silicon by conventrench,
tional implementations of DTM OS. Current DTM OS implewherein the layers provide a double gated MOSFET,
mentations require a "triple-well" structure with a shallow
wherein the double gated MOSFET includes a
N-well, shallow P-well and a deep N-well to isolate indi- 60
top gate, a gate dielectric, a channel and a
bottom gate, and wherein the top gate is over
vidual body nodes from each other. The present method
the gate dielectric, the gate dielectric is over
eliminates this well processing and is accordingly referred to
as "Well-less CMOS". The well-less CMOS methodology
the channel and the channel is over the bottom
gate.
results in sufficient isolation by using high resistivity epi2. A transistor as defined in claim 1, wherein the substrate
taxial isolation coupled with sub-volt biases and optional 65
is a Silicon-On-Insulator including a buried insulator
VDD/2 epi substrate bias. The novel bulk silicon "semiinsulating" substrate design will also decrease the cross-talk,
between silicon layers.
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3. A transistor as defined in claim 1, wherein the substrate
channel have been simultaneously doped with deep and
shallow complementary ion implants.
is selected from the group consisting of bulk silicon, epi18. A transistor as defined in claim 1, wherein the extrinsic
taxiallayer on bulk silicon, and epitaxial layer on Siliconregion includes a source pedestal and a drain pedestal that
On-Insulator.
4. A transistor as defined in claim 1, wherein the trench 5 are relatively taller and wider than the channel.
19. A Damascene double gated, recessed channel transishas walls that are lined with insulating sidewall spacers.
tor comprising
5. A transistor as defined in claim 4, wherein the double
an extrinsic region around an intrinsic region,
gated MOSFET is defined by an opening between the
wherein the intrinsic region includes a plurality of
insulating sidewall spacers such that the double gated MOSlayers in a trench in a semiconductor substrate,
FET has a sub lithographic channel length.
10
wherein the trench includes a merged gate trench and
6. A transistor as defined in claim 1, wherein the bottom
isolation trench, wherein the extrinsic region
gate is formed by heavily doping the substrate at the bottom
includes a source pedestal and a drain pedestal,
of the trench.
wherein the gate trench is between the source ped7. A transistor as defined in claim 1, wherein the channel
estal and the drain pedestal, wherein the isolation
is a material selected from the group consisting of an 15
trench is dielectric ally filled and surrounds the
epitaxial layer grown on the bottom gate and a region of the
source pedestal and the drain pedestal,
substrate remaining above a heavily doped region of the
wherein the plurality of layers are self-aligned to the
substrate that is the bottom gate.
trench,
8. A transistor as defined in claims 1, wherein the substrate
wherein the layers provide a double gated MOSFET,
has been doped to a first polarity, and wherein the channel 20
wherein the double gated MOSFET includes a
is then counterdoped to an opposite polarity to achieve a
top gate, a gate dielectric, a channel and a
hyper-retrograde channel doping profile.
bottom gate, and wherein the top gate is over
9. A transistor as defined in claim 1, wherein the gate
the gate dielectric, the gate dielectric is over
dielectric is selected from the group consisting of temperathe channel and the channel is over the bottom
ture sensistive dielectrics and dielectrics that are not tem- 25
gate, and
perature sensitive.
wherein the transistor is formed in the substrate
10. A transistor as defined in claim 1, wherein the top gate
and is entirely planar to a top surface of a thin
is selected from the group consisting of temperature sensislayer on the substrate.
tive conductors and conductors that are not temperature
20. A Damascene double gated, recessed channel transis30
sensitive.
tor comprising
11. A transistor as defined in claim 8, wherein the layers
an extrinsic region around an intrinsic region,
include a conducting layer over the double gated MOSFET
wherein the intrinsic region includes a plurality of
that functions as a local interconnect, and wherein the
layers in a trench in a semiconductor substrate,
conducting layer is electrically connected to at least one gate
wherein the trench includes a merged gate trench and
of the double gated MOSFET.
35
isolation trench, wherein the extrinsic region
12. A transistor as defined in claim 11, wherein the top
includes a source pedestal and a drain pedestal,
gate is electrically connected to the conducting layer to
wherein the gate trench is between the source pedprovide a terminal connection and the bottom gate is elecestal and the drain pedestal, wherein the isolation
trically connected to the conducting layer to provide another
trench is dielectric ally filled and surrounds the
terminal connection such that the transistor has four termi - 40
source pedestal and the drain pedestal,
nals.
wherein the plurality of layers are self aligned to the
13. A transistor as defined in claim 11, wherein the top
trench,
gate is electrically connected to the conducting layer to
wherein the layers provide a double gated MOSFET,
provide a terminal connection and the bottom gate is isolated
wherein the double gated MOSFET includes a
such that the transistor has a floating bottom gate and has 45
top gate, a gate dielectric, a channel and a
three terminals.
bottom gate, and wherein the top gate is over
14. A transistor as defined in claim 11, wherein the top
the gate dielectric, the gate dielectric is over
gate layer is electrically connected to the conducting layer
the channel and the channel is over the bottom
which is also electrically connected to the bottom gate such
gate,
that the transistor has a dynamic threshold (DTMOS) con- 50
wherein the extrinsic region includes a source
figuration with three terminals resulting in low power dispedestal and a drain pedestal that are thicker
sipation.
and wider than the channel.
15. A transistor as defined in claim 1, wherein the layers
21. A Damascene double gated, recessed channel transisinclude an insulating cap, the insultating cap being over a
conducting layer that functions as a local interconnect, the 55 tor comprising
conducting layer being over the double gated MOSFET.
an extrinsic region around an intrinsic region,
16. A transistor as defined in claim 15, wherein the
wherein the intrinsic region includes a plurality of
extrinsic region includes a source pedestal and a drain
layers in a trench in a semiconductor substrate,
pedestal, wherein the transistor includes source/drain conwherein the trench includes a merged gate trench and
tacts holes filled with a metal that contacts the source and 60
isolation trench, wherein the extrinsic region
drain pedestals, and wherein the insulating cap prevents the
includes a source pedestal and a drain pedestal,
metal in the contact holes from shorting to the double gated
wherein the gate trench is between the source pedMOSFET regardless of alignment of the contact holes with
estal and the drain pedestal, wherein the isolation
the pedestals.
trench is dielectric ally filled and surrounds the
17. A transistor as defined in claim 1, wherein the extrinsic 65
source pedestal and the drain pedestal,
region includes a source pedestal and a drain pedestal,
wherein the plurality of layers are self-aligned to the
wherein the source pedestal, the drain pedestal and the
trench,
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wherein the layers provide a double gated MOSFET,
wherein the double gated MOSFET includes a
top gate, a gate dielectric, a channel and a
bottom gate, and wherein the top gate is over
the gate dielectric, the gate dielectric is over
the channel and the channel is over the bottom
gate,
wherein the plurality of layers include a conducting layer over the double gated MOSFET that
functions as a local interconnect and an insulating cap over the conducting layer,
wherein the transistor includes source/drain contact holes filled with a metal that contacts the
source and drain pedestals, and wherein the
insulating cap prevents the metal in the contact
holes from shorting to the double gated MOSFET regardless of alignment of the contact
holes with the pedestals, thereby enabling the
contact holes to be over the trench to yield a
compact transistor.
22. An integrated circuit comprising
a plurality of transistors
wherein each transistor has an extrinsic region around an
intrinsic region,
wherein the intrinsic region includes a plurality of
layers in a trench in a semiconductor substrate,
wherein the trench includes a merged gate trench and
isolation trench, wherein the extrinsic region
includes a source pedestal and a drain pedestal,
wherein the gate trench is between the source pedestal and the drain pedestal, wherein the isolation
trench is dielectric ally filled and surrounds the
source pedestal and the drain pedestal,
wherein the plurality of layers are self-aligned to the
trench,
wherein the layers provide a double gated MOSFET,
wherein the double gated MOSFET includes a
top gate, a channel and a bottom gate, wherein
the top gate is over the channel and wherein the
channel is over the bottom gate,
wherein the plurality of layers include a conducting layer over the double gated MOSFET that
functions as a local interconnect, and wherein
the conducting layer is electrically connected
to at least one gate layer.
23. A Damascene double gated, recessed channel transistor comprising
an extrinsic region around an intrinsic region,
wherein the intrinsic region includes a plurality of
layers in a trench in a semiconductor substrate,
wherein the trench includes a merged gate trench and
isolation trench, wherein the extrinsic region
includes a source pedestal and a drain pedestal,
wherein the gate trench is between the source pedestal and the drain pedestal, wherein the isolation
trench is dielectric ally filled and surrounds the
source pedestal and the drain pedestal,
wherein the plurality of layers are self-aligned to the
trench,

wherein the layers provide a double gated MOSFET,
wherein the double gated MOSFET includes a
top gate, a channel and a bottom gate, wherein
the top gate is over the channel and wherein the
channel is over the bottom gate,
wherein the plurality of layers include a conducting layer
over the double gated MOSFET that functions as a
local interconnect, and wherein the conducting layer is
electrically connected to at least one gate layer.
24. A transistor as defined in claim 23, wherein the top
gate layer is electrically connected to the conducting layer to
provide a terminal connection and the bottom gate layer is
electrically connected to the conducting layer to provide
another terminal connection such that the transistor has four
terminals.
25. A transistor as defined in claim 23, wherein the top
gate is electrically connected to the conducting layer to
provide a terminal connection and the bottom gate is isolated
such that the transistor has a floating bottom gate and has
three terminals.
26. A transistor as defined in claim 23 wherein the top gate
is electrically connected to the conducting layer which is
also electrically connected to the bottom gate such that the
transistor has dynamic threshold configuration with three
terminals.
27. A Damascene double gated, recessed channel transistor comprising
an extrinsic region around an intrinsic region,
wherein the intrinsic region includes a plurality of
layers in a trench in a semiconductor substrate,
wherein the trench includes a merged gate trench and
isolation trench, wherein the extrinsic region
includes a source pedestal and a drain pedestal,
wherein the gate trench is between the source pedestal and the drain pedestal, wherein the isolation
trench is dielectric ally filled and surrounds the
source pedestal and the drain pedestal,
wherein the plurality of layers are self-aligned to the
trench,
wherein the layers provide a double gated MOSFET,
wherein the double gated MOSFET includes a
top gate, a gate dielectric, a channel and a
bottom gate, and wherein the top gate is over
the gate dielectric, the gate dielectric is over
the channel and the channel is over the bottom
gate,
wherein the top gate and the bottom gate each
have opposing ends,
wherein the plurality of layers include a conducting layer that extends over the top gate and
over at least one end of the top gate and at least
one end of the bottom gate, electrically connecting the top gate to the bottom gate to
provide a dynamic threshold metal oxide semiconductor (DTMOS) connection with minimal
area and minimal capacitance.
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